DV Hardware bringing you the hottest news about processors, graphics cards, Intel, AMD, NVIDIA, hardware and technology!

   Home | News submit | News Archives | Reviews | Articles | Howto's | Advertise
DarkVision Hardware - Daily tech news
October 22, 2016 
Main Menu
News archives

Who's Online
There are currently 52 people online.


Latest Reviews
Zowie P-TF Rough mousepad
Zowie FK mouse
BitFenix Ronin case
Ozone Rage ST headset
Lamptron FC-10 SE fan controller
ZOWIE G-TF Rough mousepad
ROCCAT Isku FX gaming keyboard
Prolimatech Magnetic Pin

Follow us

VIA choses IBM as foundry partner for 90nm Esther CPU

Posted on Tuesday, January 06 2004 @ 17:34:38 CET by

VIA has announced that they have chosen IBM as foundry partner for the 90nm production of their next generation processors. VIA his new processor is codenamed "Esther", and is going to use one of IBM his advanced 90nm SOI low-k manufacturing technology. The manufacturing will be done in IBM his 300mm foundry in East Fishkill, N.Y.
VIA's decision to partner with IBM was based on the company's ground breaking silicon manufacturing technologies, such as copper interconnects, silicon-on-insulator (SOI) and low-k dielectric insulation, together with its advanced 90-nanometer (nm) process. These advanced manufacturing technologies are designed to reduce power consumption and allow processor speeds of 2GHz and beyond within the same thermal envelope as current VIA processors.

"We are delighted to be working with IBM, and believe that our combined expertise in processor design and manufacturing will ensure that we continue to produce the world's smallest and most efficient native x86 processors," said Wenchi Chen, President and CEO, VIA Technologies, Inc. "VIA processors are spurring the development of exciting new devices in areas such as the connected home and mobile entertainment, and we are confident that our new partnership with IBM will lead to unprecedented innovation in future convergence device markets."

The transition of from 130nm to the 90nm manufacturing process provides greater scope for power saving and performance enhancements. Decreasing the internal distances traveled by electronic signals within the processor reduces power consumption, while the low-k dielectric technique, introduced by IBM, is a new method of building microchips that can deliver boosts in computing speed and performance of up to a 30 percent by facilitating the faster movement of electronic signals through the chip. Similarly, IBM's SOI CMOS technology limits transistor leakage, further increasing performance by an estimated 20-35% while reducing power consumption.



DV Hardware - Privacy statement
All logos and trademarks are property of their respective owner.
The comments are property of their posters, all the rest © 2002-2016 DM Media Group bvba