AMD Shanghai has improved IPC

Posted on Wednesday, August 01 2007 @ 0:55 CEST by Thomas De Maesschalck
FUD Zilla writes the 45nm Shanghai processor from AMD will have an improved IPC.
It is codenamed K10.5 and will have 6 MB of L3 cache, but more important it will support a new set of instructions.

AMD calls this improved IPC and we found out that this should mean that the new core will have faster “interprocess communication”.

AMD already claims that Barcelona will have improved IPC and you can find a slide here, but Shanghai should have this part even faster. That is why they call it K10.5.


About the Author

Thomas De Maesschalck

Thomas has been messing with computer since early childhood and firmly believes the Internet is the best thing since sliced bread. Enjoys playing with new tech, is fascinated by science, and passionate about financial markets. When not behind a computer, he can be found with running shoes on or lifting heavy weights in the weight room.



Loading Comments