DV Hardware bringing you the hottest news about processors, graphics cards, Intel, AMD, NVIDIA, hardware and technology!

   Home | News submit | News Archives | Reviews | Articles | Howto's | Advertise
 
DarkVision Hardware - Daily tech news
December 4, 2016 
Main Menu
Home
Info
News archives
Articles
Howto
Reviews
 

Who's Online
There are currently 65 people online.

 

Latest Reviews
Zowie P-TF Rough mousepad
Zowie FK mouse
BitFenix Ronin case
Ozone Rage ST headset
Lamptron FC-10 SE fan controller
ZOWIE G-TF Rough mousepad
ROCCAT Isku FX gaming keyboard
Prolimatech Magnetic Pin
 

Follow us
RSS
 

Memory to go multicore

Posted on Thursday, January 17 2008 @ 04:40:07 CET by


Intel's and AMD's processor lineup is almost fully multi-core and it's possible that memory will follow the same approach:
"My design borrows extensively from today's modern multicore CPUs," said Joseph Ashwood, an independent security cryptanalyst and design consultant residing in Gilroy, Calif. Ashwood was lead cryptanalyst for Arcot Systems in Santa Clara, Calif., before going independent in 2001. "As far as concurrency goes, my memory architecture shares some features with Fibre Channel."

According to Ashwood, his architecture provides parallel access to bit cells on memory chips, breaking the serial bottleneck that is strangling nonvolatile storage media like flash, with an architecture that can be applied to any memory chip bit cell. The Ashwood memory architecture works by integrating smart controller circuitry next to the memory array on a single chip, providing parallel access to the array for hundreds of concurrent processes, thereby increasing throughput and lowering average access time.

"We have a new way of assembling the memory, with a few new elements I was led to by my experience with cryptography. I am basically applying very deep cryptographic techniques to memory architecture, resulting in a unique new design that is very fast and compact. Bringing in these new elements enables a lot of good things, especially concurrency, permitting hundreds of simultaneous memory operations," said Ashwood.

"Compared to DDR, for instance, my architecture goes inside the chip and reorganizes how the bit cells are accessed, thereby utilizing them much more efficiently," he added. "Transfer rate is faster, too—for instance, right now, DDR-II for DRAM only goes up to 12 Gbytes per second, but our architecture can deliver 16 Gbytes per second when using flash memory and is compatible with PRAM or any other nonvolatile semiconductor memory cells."
Source: EE Times


 



 

DV Hardware - Privacy statement
All logos and trademarks are property of their respective owner.
The comments are property of their posters, all the rest © 2002-2016 DM Media Group bvba