Intel discloses Jasper Forest for low-power servers

Posted on Tuesday, September 15 2009 @ 16:47 CEST by Thomas De Maesschalck
Intel revealed some details about Jasper Forest, an upcoming Xeon processor for embedded, communications and storage applications. The chip features integrated PCI Express and promises 27W lower power consumption compared to the Intel Xeon 5500 series. The Jasper Forest processors will arrive in early 2010.
Intel Corporation today disclosed new information about next-generation Intel® Xeon® processors – codenamed “Jasper Forest” – for communications and storage applications, due in early 2010. With Jasper Forest, Intel engineers have, for the first time, integrated PCI Express* (PCIe*) in a dual-processing Xeon processor, which greatly facilitates dense storage and communications solutions such as IPTV, VoIP, NAS, SAN and wireless radio network controllers.

Jasper Forest maintains the outstanding performance of Intel® architecture (Nehalem), while lowering system power consumption by 27 watts when compared to the Intel® Xeon® 5500 series processors.1 The dual-processing solution integrates two Jasper Forest processors with 16 PCIe Generation 2.0 lanes each and is paired with the Intel® 3420 chipset platform controller hub. This integration of the I/O hub via PCIe enables significant power and space savings, resulting in one of the highest performance-per-watt Intel Xeon chips ever.

Jasper Forest provides a scalable option to design with a single-core, 23-watt processor to a quad-core, 85-watt processor using the same socket. The interoperability of Intel architecture can alleviate the frustration of costs and headaches associated with using different architectures. For example, as telecommunications providers are known to employ up to 10 different architectures, Jasper Forest’s leading performance-per-watt would allow them to consolidate system designs onto one common architecture and platform.

Additional technical features of Jasper Forest include:

  • Non-transparent bridging functionality allows multiple systems to seamlessly connect over a PCIe link, removing the need for an external PCIe switch.

  • Integrated Redundant Array of Independent Disks (RAID) acceleration, which is advantageous for storage customers migrating to Intel architecture or transitioning RAID for core optimization.

  • Integrated Asynchronous Dynamic Random Access Memory Self-Refresh memory provides a backup solution to help protect critical data in the event of a power failure.

    The processors, expected to be available by early 2010, will be offered to customers with 7-year lifecycle support and are ideal for applications in market segments such as communications, storage, wireless infrastructure, routers, military and security.


  • About the Author

    Thomas De Maesschalck

    Thomas has been messing with computer since early childhood and firmly believes the Internet is the best thing since sliced bread. Enjoys playing with new tech, is fascinated by science, and passionate about financial markets. When not behind a computer, he can be found with running shoes on or lifting heavy weights in the weight room.



    Loading Comments