DV Hardware - bringing you the hottest news about processors, graphics cards, Intel, AMD, NVIDIA, hardware and technology!

   Home | News submit | News Archives | Reviews | Articles | Howto's | Advertise
DarkVision Hardware - Daily tech news
January 17, 2019 
Main Menu
News archives

Who's Online
There are currently 181 people online.


Latest Reviews
Arctic BioniX F120 and F140 fans
Jaybird Freedom 2 wireless sport headphones
Ewin Racing Champion gaming chair
Zowie P-TF Rough mousepad
Zowie FK mouse
BitFenix Ronin case
Ozone Rage ST headset
Lamptron FC-10 SE fan controller

Follow us

Imagination shows the Warrior P5600 - a MIPS-based chip

Posted on Tuesday, October 15 2013 @ 13:39:17 CEST by

Imagination logo
Imagination Technologies introduces the P5600, its first 32-bit processor in the company's new line of MIPS-based Series5 "Warrior" CPUs. Imagination's PowerVR graphics are popular in the mobile graphics world but because most mobile devices use an ARM-based chip it remains to be seen whether the company can score success with an incompatible MIPS-based chip.

Made on TSMC's 28nm HPM process, the P5600 supports peak frequencies of over 2GHz. The processor supports up to six cores behind a "coherence manager" that features up to 8MB L2 cache memory. There's 128-bit SIMD computation, hardware-assisted virtualization support , and support for up to a terabyte of RAM via virtual addressing (interesting for server applications)
Here’s a breakdown of what to expect from the MIPS P5600 CPU:

  • Industry-leading single thread performance for high-end 32-bit CPUs (exceeding 5 CoreMark/MHz and 3.5 DMIPS/MHz, per core) at significantly lower power than its competitors
  • Up to 30% area savings at the cluster level and 40% savings at the core level relative to similar performance competition, enabling it to achieve higher performance at reduced area
  • A comprehensive feature set that includes virtualization, 128-bit SIMD, 40-bit eXtended Physical Addressing (XPA), scalable security, and more

    The MIPS P5600 IP core is a balanced design that uses techniques such as load/store bonding, reading registers after issue (so no reservation station logic is required), and right-sized schedulers to efficiently achieve maximum utilization of the 16-stage pipeline and its superscalar, multi-issue out-of-order microarchitecture.
  • Imagination P5600



    DV Hardware - Privacy statement
    All logos and trademarks are property of their respective owner.
    The comments are property of their posters, all the rest © 2002-2019 DM Media Group bvba