DV Hardware - bringing you the hottest news about processors, graphics cards, Intel, AMD, NVIDIA, hardware and technology!

   Home | News submit | News Archives | Reviews | Articles | Howto's | Advertise
 
DarkVision Hardware - Daily tech news
November 20, 2018 
Main Menu
Home
Info
News archives
Articles
Howto
Reviews
 

Who's Online
There are currently 101 people online.

 

Latest Reviews
Arctic BioniX F120 and F140 fans
Jaybird Freedom 2 wireless sport headphones
Ewin Racing Champion gaming chair
Zowie P-TF Rough mousepad
Zowie FK mouse
BitFenix Ronin case
Ozone Rage ST headset
Lamptron FC-10 SE fan controller
 

Follow us
RSS
 

Some more details about the Intel Goldmont architecture

Posted on Tuesday, November 15 2016 @ 17:42:19 CET by


Intel logo
Some more details about the Intel Goldmont architecture were dug up by ExtremeTech, you can read it over here. This core will power the upcoming Apollo Lake platform for low-end applications.
Where Silvermont (and AMD’s Kabini / Jaguar / Puma) were all dual-issue decoders, Goldmont has three decoder units, and a maximum of 20 bytes decoded per cycle. The fetch and instruction cache pipelines are no longer coupled, large page support have both been added, and there’s a small L2 “precode” cache (16K) that didn’t exist on prior Atom processors. Goldmont’s triple-wide decoder is matched by its ability to retire up to three instructions per cycle, and the chip is capable of executing one load and store per clock cycle (Silvermont could only perform one load or store per clock cycle). Three simple integer operations can be executed per cycle and address generation is now out-of-order in Goldmont (Silvermont generated and scheduled memory addresses in-order, but could complete them out-of-order.)




 



 

DV Hardware - Privacy statement
All logos and trademarks are property of their respective owner.
The comments are property of their posters, all the rest © 2002-2018 DM Media Group bvba