DV Hardware - bringing you the hottest news about processors, graphics cards, Intel, AMD, NVIDIA, hardware and technology!
   Home | News submit | News Archives | Reviews | Articles | Howto's | Advertise
 
DarkVision Hardware - Daily tech news
August 12, 2020 
Main Menu
Home
Info
News archives
Articles
Howto
Reviews
 

Who's Online
There are currently 156 people online.

 

Latest Reviews
Ewin Racing Flash gaming chair
Arctic BioniX F120 and F140 fans
Jaybird Freedom 2 wireless sport headphones
Ewin Racing Champion gaming chair
Zowie P-TF Rough mousepad
Zowie FK mouse
BitFenix Ronin case
Ozone Rage ST headset
 

Follow us
RSS
 

Intel Foveros enables logic-on-logic 3D stacking

Posted on Wednesday, December 12 2018 @ 15:39:47 CET by


INTC logo
Quite a lot of news from Intel's Architecture Day, we'll cover it in small bits. First up is the news about "Foveros", a new 3D packaging technology for the stacking of logic chips. This builds upon the EMIB 2D packaging technology, and enables logic-on-logic integration. The first product with Foveros 3D stacking is expected in the second half of 2019. Intel says this will be a product that combines a high-performance 10nm compute-stacked chiplet with a low-power 22FFL base die. The promise of this product is to enable "world-class performance and power efficiency in a small form factor." At the event, Intel showed a 12mm x 12mm SoC with two Core cores, two Atom cores, DRAM, and I/O.
Industry-First 3D Stacking of Logic Chips: Intel demonstrated a new 3D packaging technology, called "Foveros," which for the first time brings the benefits of 3D stacking to enable logic-on-logic integration.

Foveros paves the way for devices and systems combining high-performance, high-density and low-power silicon process technologies. Foveros is expected to extend die stacking beyond traditional passive interposers and stacked memory to high-performance logic, such as CPU, graphics and AI processors for the first time.

The technology provides tremendous flexibility as designers seek to "mix and match" technology IP blocks with various memory and I/O elements in new device form factors. It will allow products to be broken up into smaller "chiplets," where I/O, SRAM and power delivery circuits can be fabricated in a base die and high-performance logic chiplets are stacked on top.

Intel expects to launch a range of products using Foveros beginning in the second half of 2019. The first Foveros product will combine a high-performance 10nm compute-stacked chiplet with a low-power 22FFL base die. It will enable the combination of world-class performance and power efficiency in a small form factor.

Foveros is the next leap forward following Intel's breakthrough Embedded Multi-die Interconnect Bridge (EMIB) 2D packaging technology, introduced in 2018.




 



 

DV Hardware - Privacy statement
All logos and trademarks are property of their respective owner.
The comments are property of their posters, all the rest © 2002-2019 DM Media Group bvba