Just before the end of 2020, a patent application from AMD about GPU chiplets got published online. This application was filed in June 2019 a SoC with a CPU and a GPU chiplet array. The first GPU chiplet communicates to the CPU via a bus, whereas all other GPU chiplets communicate with the first GPU chiplet via a passive crosslink. Each chiplet features its own last-level cache that is "communicably coupled" to physical resources so the cache is "unified and coherent across all GPU chiplets."
AMD thinks that it would be possible to avoid such problems by implementing ‘high bandwidth passive crosslinks. According to AMD, the first GPU chipset would be direct ‘communicably coupled’ to the CPU, while each of the GPU chiplets in the array would be coupled to the first GPU via a passive crosslink. In this sense, AMD considered passive crosslink as communication wires between chiplets that are placed on a single interposer. (in multiple layers if needed). Such GPU group would work as a System on a Chip, which is divided into different functional chips.More details at VideoCardz. It's rumored that RDNA3+ may be the first AMD GPU architecture to adopt the chiplet approach.
https://t.co/8K9XmmiOjO— ???????? La Frite David ???????? (@davideneco25320) January 1, 2021
Chiplet gpu by amd