DV Hardware - bringing you the hottest news about processors, graphics cards, Intel, AMD, NVIDIA, hardware and technology!

   Home | News submit | News Archives | Reviews | Articles | Howto's | Advertise
 
DarkVision Hardware - Daily tech news
November 14, 2018 
Main Menu
Home
Info
News archives
Articles
Howto
Reviews
 

Who's Online
There are currently 196 people online.

 

Latest Reviews
Arctic BioniX F120 and F140 fans
Jaybird Freedom 2 wireless sport headphones
Ewin Racing Champion gaming chair
Zowie P-TF Rough mousepad
Zowie FK mouse
BitFenix Ronin case
Ozone Rage ST headset
Lamptron FC-10 SE fan controller
 

Follow us
RSS
 

Yonah's L2 cache - granularity and porting

Posted on Thursday, August 25 2005 @ 09:47:15 CEST by


The mobile dual-core Yonah processor will feature a shared L2 cache but you may be craving for some more information on how this works. Well The Inquirer provides us with some information and says there are two key factors, granularity and porting.
Granularity is the most interesting one, when the cache is partitioned on the fly, who gets to chose what core gets what? That is more of a software problem, but how many pieces can they carve the cache into? On Yonah, it can be sliced up into cacheline level granularity, about the best you can hope for.

How about access? If both cores need the same data, say a piece of code running a thread on each core, who gets rights to it? Is it multi-ported so it can be hit by both sides at once? In Yonah, the answer is no, the lines are accessed serially. Not optimal, but given the granularity, it probably won't be a problem very often.




 



 

DV Hardware - Privacy statement
All logos and trademarks are property of their respective owner.
The comments are property of their posters, all the rest © 2002-2018 DM Media Group bvba