DV Hardware bringing you the hottest news about processors, graphics cards, Intel, AMD, NVIDIA, hardware and technology!

   Home | News submit | News Archives | Reviews | Articles | Howto's | Advertise
DarkVision Hardware - Daily tech news
October 22, 2016 
Main Menu
News archives

Who's Online
There are currently 67 people online.


Latest Reviews
Zowie P-TF Rough mousepad
Zowie FK mouse
BitFenix Ronin case
Ozone Rage ST headset
Lamptron FC-10 SE fan controller
ZOWIE G-TF Rough mousepad
ROCCAT Isku FX gaming keyboard
Prolimatech Magnetic Pin

Follow us

Processor cache and memory in the multi-core era

Posted on Wednesday, July 04 2007 @ 09:00:13 CEST by

ARS Technica takes a look at cache and memory designs in the many-core CPU era. Here's a short snip:
As Moore's Law increases, the amount of parallel hardware and the number of threads that can access a single, shared resource, this problem will continue to grow. Indeed, resource contention challenges have the potential to scale fairly well with increases in core and thread counts, so chip multiprocessor (CMP) designers have been working on ways to address this issue since the very start of the dual-core era.

In the present article, I'll take a look at the issue of resource contention and at one of Intel's proposed methods for overcoming this challenge: the quality-of-service-aware memory hierarchy.



DV Hardware - Privacy statement
All logos and trademarks are property of their respective owner.
The comments are property of their posters, all the rest © 2002-2016 DM Media Group bvba