64Mx64 organization 4B banks / SSTL2 interface 8K/64ms refresh time 16 x 32Mx8 chips Vdd=2.6V ± 0.1V, Vddq=2.6V ± 0.1V voltage 233MHz clock at CL=3 3-4-4 CL-tRCD-tRP
Add to Del.icio.us | Digg It