DV Hardware bringing you the hottest news about processors, graphics cards, Intel, AMD, NVIDIA, hardware and technology!

   Home | News submit | News Archives | Reviews | Articles | Howto's | Advertise
DarkVision Hardware - Daily tech news
October 20, 2016 
Main Menu
News archives

Who's Online
There are currently 118 people online.


Latest Reviews
Zowie P-TF Rough mousepad
Zowie FK mouse
BitFenix Ronin case
Ozone Rage ST headset
Lamptron FC-10 SE fan controller
ZOWIE G-TF Rough mousepad
ROCCAT Isku FX gaming keyboard
Prolimatech Magnetic Pin

Follow us

Explaining Core 2's FSB, RAM, and bandwidth

Posted on Wednesday, January 23 2008 @ 08:15:55 CET by

Icrontic.com has a crash course in the workings of the Core 2's front side bus, memory, and bandwidth. Aimed at novice overclockers, or anyone wondering why Intel rigs don't overclock like the Athlons of the past, the guide breaks down in plain English what could otherwise be a confusing, muddled topic.

"Today, Icrontic serves up a crash-course in the mysterious relationship of the Core 2 front side bus, RAM and bandwidth. The nature of the Core 2's design may be baffling, particularly to users exiting the era of synchronized Athlon XP buses, and we intend to cut through the haze and serve it straight just as we like to."

Check it out over here.



DV Hardware - Privacy statement
All logos and trademarks are property of their respective owner.
The comments are property of their posters, all the rest © 2002-2016 DM Media Group bvba