Posted on Tuesday, April 17 2007 @ 14:18 CEST by Thomas De Maesschalck
Yesterday AMD presented more details about the K10 processors at a press meeting in Munich, Germany.
This architecture, previously dubbed K8L by Henri Richard -- now publicly called K10 -- is scheduled to be AMD's first monolithic quad-core design.
The integrated memory controller (IMC) will get a few new features in the K10 core. When utilizing multiple memory modules, along with proper BIOS implementation and mainboard routing, the IMC can access memory in 64-bit channels (72-bit if you use ECC). This way it is possible to read and write data simultaneously, or improve efficiency for irregular access patterns which increasingly occur in a quad-core environment. This feature is available on AM2+ and F+ boards; on "old“ socket AM2 and F boards the usual 128-bit dual-channel mode is available.
Due to split power planes, the IMC can be clocked down independently of the CPU cores, along with reduced voltage. This also enables CPU overclocking without touching the memory frequency, something that may appeal to enthusiasts. These features are again dependent on Socket AM2+ and F+ platforms..
More details
over at DailyTech.
