The migration of the memory controller from the North Bridge to an on-die solution is a big architectural change. A big advantage is the reduction of DRAM latency; this is especially important in when dealing in large datasets that require frequent memory access. The onboard cache size has also doubled in size compared to the XP line from 512 KB to 1 megabyte.



Link: Neoseeker